Signal distortion in a regenerative frequency divider by Ryan, Carl Ray
Scholars' Mine 
Doctoral Dissertations Student Theses and Dissertations 
1969 
Signal distortion in a regenerative frequency divider 
Carl Ray Ryan 
Follow this and additional works at: https://scholarsmine.mst.edu/doctoral_dissertations 
 Part of the Electrical and Computer Engineering Commons 
Department: Electrical and Computer Engineering 
Recommended Citation 
Ryan, Carl Ray, "Signal distortion in a regenerative frequency divider" (1969). Doctoral Dissertations. 2261. 
https://scholarsmine.mst.edu/doctoral_dissertations/2261 
This thesis is brought to you by Scholars' Mine, a service of the Missouri S&T Library and Learning Resources. This 
work is protected by U. S. Copyright Law. Unauthorized use including reproduction for redistribution requires the 
permission of the copyright holder. For more information, please contact scholarsmine@mst.edu. 
SIGNAL DISTORTION IN A REGENERATIVE 
FREQUENCY DIVIDER 
submitted to the faculty of 
. UNIVERSITY- OF ]lriiSSOURI-ROLI,A 
in partial fulfillment of the requirements for the 
Degree ot 








A regenerative frequency divider can be constructed with 
one integrated circuit and a single-pole tuned circuit. The 
divider can be used as a means for reducing the modulation 
index of either deterministic or random signals. This reduc-
tion in modulation index can simplify many signal processing 
schemes. This technique can be used up to S-band frequencies. 
The mathematical model of the regenerative frequency 
divider corresponds very closely to that of a first order 
Phase Locked Loop (PLL). The loop gain is determined in part 
by the nonlinear element used in the feedback loop. The loop 
gain is also proportional to the ratio of the input envelope 
amplitude and the output envelope amplitude. Theoretical and 
measured performance of the regenerative frequency divider 
indicates that it is slightly superior to that of the first 
order PLL for processing nondeterministic signals such as a 
frequency modulated signal corrupted by wide-band Gaussian 
noise. Measured performance on a divide by two shows that the 
probability of cycle skipping for carrier plus wide-band 
Gaussian noise is an order of magnitude less than the corres-
ponding PLL for a loop signal-to-noise ratio of 5dB. 
The similarity between higher order PLL models and the 
regenerative frequency divider with higher order loop filters 
is very close when the loop error is small. 
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Several applications for processing both deterministic 
and random signals can be simplified when the phase modula-
tion index and carrier frequency are reduced by an integer 
value. Various techniques for frequency (and phase) division 
are available such as flip-flops, regenerative dividers and 
locked oscillators. The use of these frequency division 
schemes is primarily constrained to narrow-band noise-free 
applications where the transient behavior is not an important 
operational consideration. The use of regenerative frequency 
dividers to accomplish this task has been limited because of 
their circuit complexity and poorly understood transient 
characteristic&. 
Recent design of wide-band integrated-circuit tour-
quadrant multipliers1 ' 2 '3 has made it possible to construct 
dividers with the addition of a single band-pass filter to 
the network. These circuits have proved to be a very reliable 
network with bandwidths in excess of one octave and maximum 
frequency of operation extending to S-band. 4 
1All numerical superscripts refer to the corresponding refer-
ence in the Bibliography. 
A. Potential Applications for Frequency Dividers 
The applications of the dividers can be separated into 
two basic categories: (1) Noisy sisnal processing and (2) 
Noise-free signal processing. 
2 
(1) The noisy signal processing system can be con-
sidered as the signal processing required at the receiving 
end of the communication link where the signal is corrupted 
by noise usually of a Gaussian nature. An example of one of 
the applications possible for dividers in processing a noisy 
signal is given in the following pages. 
The reference generator for a quadriphase modulated sig-
nal illustrated in Fig. 1 uses the normal technique of re-
moving the modulation from the carrier (¢(t) represents phase 
changes equal to 900 or 1800 for the four possible phase 
states of the incoming signal). The reference signal is ob-
tained by dividing the multiplied signal by four. This tech-
nique is easier to implement than the normal method. Fig. 2 
gives the technique normally employed for construction of the 
unit. 
The notable difference of the systems indicated in Fig. 
1 and 2 is that the relatively complex Phase-Locked Loop 
(PLL) is replaced by a simple divider. In many cases, when 
wide-band data is considered the phase detector required in 
Fig. 2 would be difficult to construct because of the operat-
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Fig. 2. Reference generator using PLL. 
4 
is 100 megabits per second; then an intermediate frequency 
amplifier of approximately 200 MHz center frequency would be 
required. With the times 4 frequency multiplication, the 
phase detector would be required to operate at 800 Yiliz -- a 
difficult problem that is eliminated with the dividing scheme. 
(2) The noise-free signal processing applications 
can include a variety of frequency synthesizing schemes. 
However, a particularly important application is illustrated 
in Fig. 3. This system indicates a very efficient method for 
modulating a high frequency carrier with either Frequency 
lJ..odula tion (FM) or :Phase l~odula tion (PI-~) and for either 
linear or digital signals. 

















Fig. 3. S-Band Phase Modulator. 
5 
Significant difficulty is encountered in modulating a 
microwave carrier at a high power level and at a high data 
rate (greater than 10 megabits per second). This difficulty 
arises from the fact that the switching diodes required for 
the modulator represent a significant capacity load and, as 
a result, the switching speed is limited. 
Modulating at a lower frequency and multiplying the 
modulated signal up to the desired frequency with varactor 
multipliers has proved to be an inefficient technique and 
successful only at low data rates because of the modulation 
response of the multiplier chain.S 
Recent advances in transistor amplifiers and oscillators 
have made it possible to construct oscillators delivering up 
to 5 watts of power at 2 GHz. 6 With the system indicated in 
Fig. 3, it would be possible to provide direct modulation of 
the S-band carrier and at data rates up to 50 or 100 megabit& 
per second. The power efficiency would be much greater than 
normally achieved with the multiplier chain or diode switch-
ing network. 
An additional benefit of the PLL modulator for wide-band 
data is that the modulated bandwidth can be easily controlled 
with the loop filter bandwidth rather than a filter on the 
output of the transmitter. Hence, the modulation bandwidth 
is independent of carrier frequency. The carrier frequency 
can be altered simply by changin£ the reference signal (the 
6 
output filter or the transffiitter need not be changed pro-
vided that it has sufficient bandwidth). It will be noted 
that the output envelope can be made constant amplitude 
since the rate of change from one phase state to the next is 
determined by the loop filter bandwidth and not by the trans-
~itter bandwidth. 
Other possible applications are 1) to improve the 
threshold performance of FM demodulators7 and 2) an improve-
ment in the signal-to-noise ratio of Amplitude ~1odulation 
(AM) detector outputs, which use an envelope amplitude de-
tector rather than the coherent amplitude detector. 
B. Review of Literature 
The basic mathematical description of the regenerative 
frequency divider comes from the Mathieu equation and is dis-
cussed in detail by Cunningham8 and McLacblan9 and others. 
Eq. 1 is the Kathieu equation. 
y" + (a-2q cos 2t) y = 0 (1) 
where y is the output variable and q cos 2t is the input 
forcinc function. For proper combinations of the constants 
a and q, y will have the form b cos (t + e) where b and 9 can 
be time varying functions. If b and 9 are constant, then the 
output frequency is 1/2 of the input. The above authors dis-
cuss in detail the stability constraints of Eq. 1. McLachlan 
shows that the stability range can be improved by adding odd-
order terms in y to Eq. 1. These odd-order terms have the 
effect of limiting the maximum amplitude of y(t). 
7 
In an article by KeenanlO, more analysis of the regions 
of stability is discussed. When Eq. 1 is ~edified such that 
the forcing function is a square wave, the basic system can 
be described by the circuit of Fig. 4. Where R1 (t) provides 
L c 
Fig. 4. RLC circuit equivalent of Eq. 1. 
the ti~e varying input variable. For the output, V0 (t), to 
be some non-zero value, R1(t) must be negative for part or 
the cycle. 
The above articles deal primarily with the stability 
regions of the Mathieu equation and, therefore, verify the 
existence of a stable frequency divider. However, they give 
little insi£ht into its transient characteristics or per-
formance with non-deterministic signal sources. 
A paper by Maxll describes the performance of a chain 
of flip-flop dividers when subjected to a noisy signal. The 
result derived is a bound on the portion of the signal vector 
8 
remaining arter the division process. The bound obtained is: 
(2) 
Where Fdn is the fractional signal vector remaining arter 
dividing by n, W is the ID~S noise bandwidth and w0 is the in-
put center rrequency. This estimate on the bound appears to 
be a pessimistic one and is good only for large signal-to-
noise ratio (S/N). No experimental data is presented in this 
paper. 
Helstroml2 presents an approximate analysis of the re-
generative rrequency divider. In this paper, an analysis of 
the recovery time for phase perturbation in the input signal 
is discussed. The paper discusses a special type of divider 
that requires a signiricant amount or hardware to construct. 
From the analysis presented in this paper, it appears that 
the perrormance ror large abrupt changes in phase causes 
serious instability (the recovery time approaches infinity as 
the phase step approaches 1800). 
Other articles by Hughesl3 and Plotkin and Lumpkinl4 
discuss other aspects of the divider construction and steady-
state behavior; but little information can be found on the 
transient behavior of the regenerative frequency divider. 
c. Analytical Approach 
The equations describing the transient behavior or the 
regenerative frequency divider are, in general, nonlinear 
cifferential equations with time varyins coefficients. 
9 
Exact solutions to these equations are not possible except 
for forcing functions of extremely simple form. The analy-
sis to be performed in this thesis will be directed toward 
obtaining performance bounds for the divider. The bounds 
obtained in the analysis will enable one to predict, with 
reasonable accuracy, the performance of the divider based 
upon the performance of other systems for which a large 
amount of information is available. Sufficient data will be 
obtained from an operating divider to verify the various 
approximations made in the analysis. 
CHAPTER II 
DETERlw1INATION OF 'l'HE FUNCTION, g ( t) 
10 
There are many possible forms for the regenerative di-
vider. The references cited in the Introduction cover the 
different types of dividers of en5ineering significance. The 
divider configuration to be considered in this thesis will 







Fig. 1. Regenerative Frequency Divider. 
restricted to this divider configuration because: 
d(t) 
1. The response to time varying inputs has more 
desirable characteristics than the types discussed in the 
literature. 
2. The divider configuration of Fig. 1 represents 
a circuit design which can be constructed easier than other 
types (with the possible exception of the flip-flop divider). 
11 
The actual circuit configuration for the divider under con-
sideration is given in Appendix ~ 
The analysis in this chapter will be pri~arily concerned 
with the formation of the function, g(t), indicated in Fig. 1. 
Throughout this analysis the bandwidth of the functions r(t) 
and d(t) are restricted such that: 
• 
(1) 
Eq. 1 implies that very little overlap in frequency components 
of r(t) and g(t) is permitted. 
A. Theoretical Analysis 
From Fig. 1, 
d(t) = (2) 
Now assume that r(t) is a narrow-band sienal and h(t) is a 
narrow-band filter. Hence, 
and 
12 




9(t) ~ ¢'(t)/n • 
00 
g(t) = L amdm(t) , 
m=O 
(6) 
where the constants, am, are determined by the type of non-
linearity. g(t) may also be represented by: 
(X) 
g(t) = Re m~ G ~t)e Jm;;:t , (7) 
where Qm(t) is a function of both D(t) and am• 
Now using Eq. 3, 4, 5 and 7 in Eq. 1, 
d(t) = 
( jw(t-~)) Re H(t-~)e n d~ • (8) 
Or, after expanding to rearrange the Re operator, 
{ I t oo jw A. {~+1) jwt/n d(t) = ~e - ro m~ Q,.(A)R(A)!!(t-;l.)e e dA 
co jw). (m~ 1 1) jwt/n 
L~<A>R*(A.)H(t-l..>e e dl. 
m=O 




Where *, denotes complex conjugate and represents a complex 
function. 
But since d(t) = Re ~(t) ejwt/n] and m ~0, also all 
interesting values of n are when n~2 , ·then the only allowed 
values of m are m = n+l from the second integral of Eq. 9 and 
m = n-1 from the fourth integral of Eq. 9. The aum of the 
first and third integral must be zero. This gives: 
{ I t jw)./n Jw(t-:>.) d(t) = 3Re Gn+l (.A)R*(A)H(t-l.)e e n d). 
-oo I t jw)./n jw(t-A) } + -a> G*n-1 (;>,)R(A)H(t-).) e e n dl. • (10) 
14 
Or, using Eq. 4 for d(t), 
Re [Q(t.JeJwt./n] = ~e{ e jwt/n [It. Gn+1 (A.)R* (;\)H(t- A.)dA 
+ 1: G~_1 (A)R(A)H(t.-A)d >.]} . -00 (11) 
Since E;jwt/n appears on both sides of the equation, 
the Re operator may be removed from Eq. 11 leaving: 
D(t.) =;\.ft. .fin+1 (A)R*(.l.)H(t.-A)dl 
-(X) 
t 
+ ~I G*n-1 (A)fi(4)H(t.-l)dl • (12) 
-oo 
Now values for Gn+l(t) and Qn-l(t) must be found. From 






~(t)e n = 
CD 
= 1 az-Dr(t) coar ( w,; + 9 (t)) • (13) 
Co "" rx - 21- r ~ 2 C ( 2 ) 
.. L r Pcos r- p x (14) 
p=O 
where rep is the binomial coefficient. The only terms of 
15 
interest are m = n+1 and m = n-1 corresponding to Gn+1 (t) 
and Gn_1 (t) respectively. Hence, rand p must be chosen 
such that: 
p = r-n-1 2 (15) 
and 
p = r-n+1 • 2 
(16) 
But since p is an integer, r-n must be odd, also p ~0. Us-
ing these relationships, the expression ror G 1 (t) becomes, 
( ~+ after removing the Re operator and E;jwt nrtlJ: 
Gn+1(t) = E;j(n+l)a{t) 
And, in a similar manner, 
G (t) = ej(n-1)9(t) 
-n-1 
• 
co I arD" ( t) r-c "'1-' 2'-r-
~"'=n-• 
where r-n is an odd integer in Eq. 17 and 18. 
(17) 
(18) 
Now if r-n = 2k+l; k = 0,1,2,3,4---, Eq. 17 becomes: 
( ) = ej(n+l)9(t) Gn+1 t a D..z K+-tl+-1 ( t) -2K -h C~.- 2 • (19) 
2.K+-n+ I .2.K+tH " k=O 
16 
Let r = 2k-1+n in Eq. 11; k = 0,1,2,3---, Eq. 18 becomes: 
00 
= e-j(n-1)9(t) L a D~K+rr-l(t) c 2~-.2-K-h • (20) 





B(t) · L :zt<-fn·H -..t.K'-n = a D (t) C 2 
:l.K+n+l 2.Kih ... l K • k=O 
(22) 
Then 
G (t) = B(t)eJ(n+1)e(t) = B(t) 
-n+1 -
and 
Gn-1(t) = A(t)~+j(n-1)9(t) = A(t) • (24) 
The binomial coefficients or Eq. 21 and 22 can be ex-
panded and terms rearranged to give the following expressiona 
for A(t) and B(t). 
00 
A(t) = 4 ""' a IfK+n- 1(t) L -<K+h-1 k=O 
and 
B(t) = ( 2k+n+ 1)! k! (k+n)! (k+n+l)21 R+n 
Then using Eq. 23 and 24 in Eq. 12, 
D(t) = 1/4 It B(A)R*(A)H(t-A)dA 
-oo 

















The operation described by the function generator is depen-
dent upon the type of nonlinearity of the limiter and the 
division ratio. 
The series defined by Eq. 25 and 26 give a mathematical 
description of the envelope amplitude of two sine waves. The 
:function A(t) describes the sine wave appearing at the fre-
quency .{n-1~w and the function B(t) corresponds to the fre-n 
quency J.n+l )w The use of Eq. 25 and 26 is limited to ones • n 
ability to describe the nonlinear function in terms of a 
series which will provide convergence of Eq. 25 and 26 over 
the range of D(t) to be considered. 
Obtaining a converging series for all D(t) as described 
above is difficult for most mathematical descriptions of the 
nonlinear function and a piecewise-linear approximation to 
the function must be considered for large D(t). The most 
important information obtainable from Eq. 25 and 26 is when 
D(t) is small. For this condition, the build up toward 
steady-state operation can be obtained by considering only 
the first few terms of the series expression. When D(t) is 
large, the functions, A(t) and B(t) can be approximated by a 
Fourier series representation. Hence: 
=!!__ 




where ~(t) represents the piecewise-linear approximation to 
g(t). A0 and B0 correspond to the envelope amplitude of the 
function when the limiter is an odd function. The terms for 
A and B with the limiter an even function are similar to 
Eq. 28 and 29. 
B. Examples 
The solution for the A and B terms is presented in the 
graphs of Fig. 4 and 5 for five different type~ of limiters. 
It will be found later that the terms A+B and A-B will be re-A+B 
quired; therefore, these terms are plotted in the graphs 
rather than A and B. 
The forms of limiters to be considered are: 
1. An ideal differential a~plifier with transfer 
function1 5,l6 
g =tanh d (30) 
2. A differential amplifier with large emitter 
resiators with transfer function 





3. An ideal liQiter with transfer function given 
in Fig. 3a. 
4. A dead-zone limiter as given in Fig. 3b. 




Fig. 3a. Ideal limiter. 
-2 -1 
~1 
Fig. 3b. Dead-zone limiter. 
-2 -1 
-1 
Fig. 3c. Feak clipping limiter. 
1 ~ 2 
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--=-->~ . 
8.0 
4 A-B ( ) Fig. • A+B vs. d for various limiters: 1 idea~ 
differential a~plifier, (2) modified differential amplifier, (3) ideal limiter, (4) dead zone limiter and (5) peak clipp-










1.6 -~ 4.0 8.0 1.6. 
d 
.8 
Fig. 5. A+B vs. d ror various limiters: (1) ideal 
dirferential amplifier, (2) modified. difrerential awplif'.ier, (3) ideal limiter, (4) dead zone limiter and (5) peak clipp-
ing limiter. Upper graph is f'or n=2; lower graph n=4. 
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CHAPTER III 
ST:EP RESPONSE OF THE DIVIDER 
In the previous chapter, the limiter characteristics 
were investigated and an equivalent base-band model was 
developed. In this chapter, the base-band model will be fur-
ther simplified by defining the loop filter to be a single-
pole network. The response of the divider to a step change 
in phase \'1111 be investigated when this single-pole filter is 
used in the feedback loop. 
From Eq. 2-27, the response of the divider can be rep-
resented by the following equation: 
je(t) j6(>.) -j6(A.) je(>-..) f t D(t)e H(~-A) f(A)e +B().)e }R(A) e d)>. 
-oo 
(1) 
where D(t) is the output envelope amplitude, e(t) is the out-
put phase. A(t) and B(t) are functions that depend on D(t) 
and the type of limiter. R(t) is the envelope amplitude of 
the input o(t) = ¢'(t) - ne(t), where ¢'(t) is the input phase. 
Now consider the condition where H(t) = H(t). H(t) is a 
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real runction* (this corresponds to a narrow-band r11ter 
tuned to the center rrequency or !!) • n 
Now let H(s) a (2) - s:+:a • 
Then Eq. 1 becomes: 
aD + D' + j9'D =~R [Aej4 + B e-Ja] • (3) 
Equate the real and imaginary parts of Eq. 3 to obtainl 
D' + aD = aR{A+Bl cos ~ (4) 
and 
9 ' _ aR(A-B) sin 4 4D • (5) 
Now from physical considerations or the network, e(t) is con-
tinuous and D(t) is also continuous. Then: 
where 
From 




lim D(t) • 
t7-0 
Eq. 4, 





* It is evident that the phase angle associated with a com-
plex filter runction can be absorbed in the 6 term resulting 
in a steady-state non-zero value ror 6. 
26 
The simultaneous solution of Eq. 4 and 5 will give the 
response of the system. These equations may be solved by ob-
taining D(t) and D 1 (t) from Eq. 5 and substituting these 
equations in Eq. 4. 
and 
From Eq. 5, 
D aR(A-B) sin 6 
- 49 1 
D' :: aR(A-B) 
49 1 (6' cos 6- :~sin 6) 
(8) 
• (9) 
Now use Eq. 8 and 9 in 4 and multiply both sides of the re-
sulting equation bye 
49 1 
aR(A-B)- cos 6 
to obtain, 
6 1 - 9 n tan 6 + a tan 6 = i~B 9 1 • ~ 
Now multiply Eq. 10 by n cot 6 and rearrange terms: 
no 1 cot 6 - ( 9 n ;;-,--
9 
a) n - A+B ( n9' cot 6) 
- A-B • 





( n + i~~) ~t (1n sin o)- n ( ::• - a) = i~~ ~· cot 6 • (12) 
Now if a continuous input function is assumed, 6(t) is 
continuous and from Eq. 5, e•(t) is continuous. Then Eq. 12 
can be evaluated to obtain, 
= 
( n + A+!?) A-J:) ln (sin 6~t~)- n ln (~) + ant sin 6 o ~~To) 
JA:B ~· cot 6(A)dA A-B . 
0 
• , 6(t) continuous • (13) 
Consider the condition such that ~(t) is the limiting 





= ~ tU{t) 6. ~ ( t- L\) u { t- L\ ) L\ 
= ~o U(t)- ~o U (t-L\) 
L\ L\ • 






Then with !;:,...;. 0 the response for a step input is: 
( n + A+B) A-£ ln(sin 6~t~)- n ln(a'(t) )+ant= 0 sin 6 o I e' (o+) • (17) 
Or, after rearranging terms, 
( n + A+B) 
( sin 6~t!) A-B = 
sin 6 0 ) 
n 
(:: ~~~) e-ant • (18) 
For a hard limiter, A and B are constant and are given by: 
n-1 
- B = n+l A • 





n 2 +1 
6(t)) n2 
n2 + 1 
n2 ~ 1 
= 
9 1 (0) e+at dt 
• 
(sin 6(0)) 





Then Eq. 20 may be easily integrated to obtain the approxi-
mate expression for the step response of the divider when a 
hard limiter is used in the feedback loop. 
a ( t) ~ 1szfo-2 tan -l ~an (szfo-n 9o) exp [. n. a' ( 0) (1- eat)~} 
n l 2 L a sin 6(0} ~ 
(21) 
where the value for D(O) and a(o) is given in Eq. 6 and 7. 
Using these relationships in the above equation, the step 
response takes on the fairly simple form: 
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9(t) "'~to - 2 tan-1 [tan ~ exp ( 1 - eat)n~} (22) 
and 
6(t) - ~0 - na ·~ 2 tan-1 [tan ~ exp (1 - eat)n~ (23) 
where D(O) and 9(0) are the values obtained at t = 0 and the 
initial offset phase is assumed to be zero. 
The graph of Fig. 1 gives the results of Eq. 22 for 
various ~0 • The graphs of Fig. 2 and 3 are the solution to 
Eq. 4 and 5 obtained by direct computer integration of the 
equations. Comparison between the exact and approximate 
step response indicates reasonable agreement. An additional 
observation concerning the step response is that the curves 
for ~0 ~ 90° correspond very closely to the response de-
fined by Eq. 5 when the first term in the series expansion 
for sin 6 is used. Hence, 
(t) .L ( e-an2t) a ~ ~ 1- • (24) 
With the use of Eq. 24 for small ~0 and Eq. 22 for large 
~0 , one can obtain an estimate of the performance of the di-
vider when an ideal limiter and a single-pole filter is used 
in the feedback loop. 









Fig. 1. Approximate step response of the divider •. Top 
graph is the norffialized phase response for n=2. Bottom graph 
is the normalized phase response for n=4. An ideal limiter 
is assumed in the feedback loop. 
1.0 t- -
I 
























Fig. 2. ~~~ = 1/2; n=2. Step response of the div~der. 
Top graph is the normalized phase response. Bottom graph is 
the normalized envelope amplitude. 


























Fig. 3. i:~ = 1/4; n=4. Step response 
graph is the normalized phase response. 










of' the divider. 
Bottom graph is 
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CHAPTER IV 
RESPONSE TO TIY~ VARYING INPUTS 
The derivation of the response to a step change in phase 
obtained in Chapter III gives one a fair idea of the type of 
response to be expected for more sophisticated input func-
tions. This response also gives one an insight into the type 
of behavior to be concerned with in the divider. In order to 
obtain useful performance characteristics of the divider for 
more general inputs, it will be necessary to classify the 
signals into three categories: 1) narrow bandwidth, 2) medi-
um bandwidth, and 3) wide bandwidth. By defining the signala 
in this manner, approximations can be made concerning the 
performance of the divider which could not be made when arbi-
trary bandwidth signals were considered. 
A. Narrow-bandwidthSignal with Constant-offset in Frequency 
The response to this type of signal can be obtained from 
Eq. 3-4 and 3-5 by considering D'=O and solving forD as a 
function of ~. In order to introduce a constant frequency 
offset, ~ must be made a constant increasing (or decreasing) 
function of time. If w0 is the center frequency of the input 
signal r(t) of Fig. 2-1, then any deviation from this w0 can 
be considered as w - w0 =6w where w is the actual operating 
frequency and6w is the deviation. From Eq. 2-3 the argument 
or r(t) is given by w0 + ~(t). Then it is obvious that, 
~(t) =6wt • (1) 




Now since a steady-state solution is desired, the argument or 
the sine and cosine operator must be a constant. Hence, 
n9(t) = 91 +~wt (4) 
where 91 is independent or time and represents the steady-
state phase error. Dl is the steady-state amplitude for a 
constant frequency offset. The simultaneous ~elution of 
Eq. 2 and 3 givesa 
and 
-1 91 = tan [ ~A+B~6;) A-B aru 




then Eq. 6a becomes: 
• (6b) 
Equations 5 and 6b describe the steady-state phase and 
amplitude behavior of the divider. For the special case when 
a hard limiter is used in the feedback loop, 




A + li = 1 
A- B n 
6b become& 
• 






It will be noted that the amplitude and phase charac-
teristics described by Eq. 7 and 8 correspond to that o~ a 
single-pole ~ilter with a time constant of an2. This is 
evident when Eq. 7 is presented in the more familiar form: 
(?a) 
This characteristic is presented in the graph of Fig. 1 and 
2. Tne curve for D0 = 100 corresponds very closely to the 
ideal limiter. 
When one considers a more realistic limiter in the feed-
back loop, A+B will be a function of D1 • For cases such as A-B 
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Fig. 1. Steady-state frequency response of the divider 
for n=2. 1/a is the loop filter time constant. A differen-
tial a~plifier is assumed as the limiter. The top graph is 
phase shift. Bottom graph is the relative envelope amplitude. 





Do=S ~' 60° " ., 
el t ~ 
30° 
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a 40a eOa Oa 
aneular frequency ·~ 
Fig. 2. Steady-state frequency response of the divider 
for n=4. 1/a is the loop filter time constant. A differen-
tial amplifier is assumed as the limiter. The top graph ia 
phase shift. Bottom graph is the relative envelope amplitude. 
The curve for D0 =100 corresponds very closely to the ideal 
limiter. 
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the differential amplifier limiter, the frequency response 
function will have a very sharp cutoff region beyond which no 
output will be obtained. This effect is also illustrated in 
Fig. 1 and 2 for different input sicnal levels. A differen-
tial aoplifier was assumed to be in the feedback loop. 
B. \1ide Bandwidth Signal Input 
The graphs of Fig. 3-2 and 3-3 suggest that an approxi-
mation to the transient response could be obtained by con-
sidering two limiting situations. 
1. The phase modulation is of sufficiently low 
frequency that the amplitude term, D(t), is able to follow 
the ILodulation. 
2. The modulation frequency is sufficiently high 
that the aiLplitude term will not follow the modulation. 
For condition (1), the amplitude and phase terms are given 
by the previous analysis for steady-state frequency response. 
The latter condition assumes that D(t) can be represented by 
the average value of amplitude determined by both the ampli-
tude modulation, R(t), and the phase modulation, ~(t). Then 
from Eq. 3-4, 
D(t) = R(A+B) cos 6(t) - D' (t) 4 a • (9) 
The avera£e value of D(t) is eiven bys 
<n<t>> = lim ~ 
T4o:> 








But since D(t) i& assumed to be finite, the second integral 
in Eq. 10 is zero. Also, <:D(t!> may be replaced by the ex-
pected value of D(t) when an ergodic random process is 
assumed. Then Eq. 10 becomes, 
E [n<ti] = E [!<t+B) coa o(t~ . (11) 
For this section, a relatively broad bandwidth input 
signal is assumed. This assumption in1plies that R and o can 
be considered independently and the variation in D(t) is 
sufficiently small to make A + B a constant. Then Eq. 11 
can be represented by: 
(12) 
In Eq. 12, E ~ J is the expected value of the input en-
velope amplitude and 6(t) is the phase error term in the 
divider. No difficulty is encountered in cooputinc E[RJ 
from the input signal. However, the function, 6(t), requires 
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knowledge of E ~(tU before it can be computed. This depend-
ence is illustrated in the diagram of Fig. 3. 







s - 4 -
Fig. 3. Approximate model of divider. 
The phase error, 6(t), will in general be a function o~ 
R(t). However, if the input bandwidth to the divider is con-
siderably larger than the bandwidth of the divider, R(t) can 
be considered constant. Hence, R(t) can be replaced by 
E §,<tD. This simplification reduces the time varying loop 
£ain indicated in Fig. 3 to a constant loop gain as illustra-
ted in Fig. 4. 
It will be noted that the model given in Fig. 4 is that 
of a first order PLL and has been analyzed extensively in 
the literature.7,l7,lB 
The phase error term derived from the model of Fig. 4 
represents an upper bound on the error obtained from the ac-
tual system since, 1) the nonlinear operation, sin 4, 
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sin 6 1 A-B A+B 
ne 
1 an 
s E @os ~ 
Fig. 4. Model of divider with R(t) constant. 
tends to make the response of the loop slower than if the 
operation were linear (the effective loop gain is reduced), 
and; 2) the actual response is such that when a laree error 
occurs in the loop, D(t) begins to reduce, thus, providing 
an increase in loop gain which speeds up the response. This 
effect is illustrated by the step response curves given in 
Fig. 3-4, 3-5 and the photographs of Fig. 5. It will be 
noted that the linear model represents a lower bound on the 
error term.* Also, the step response obtained from Eq. 3-27 
is a tighter upper bound than that obtained from Fig. 4. The 
lower bound on o(t) based on the linear model will be derived 
* One could find a small class of sicnals where the error 
term will be less than the error predicted by this analysis 
of the linear model. This class of siEnals would consist or 
bursts of large deviation, wide bandwidth, PM signals which 
occurred at widely separated intervale. 
r -- . 
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Fig. 5. Phase, 9(t), and envelope, D(t), response 
characteristics of the divider for n=2. The time scale is 
50 microseconds/major division and the divider filter time 
constant, 1/a, is 40 microseconds. The 10% to 90% rise time 
of ~(t) is approximately 2.5 microseconds and center fre-
quency of the input carrier is 1.6 MHz. See Appendix A for 
the circuit diagram of the experimental civider used to ob-
tain the above characteristics. 
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first. 
Let the loop gain of the network of Fig. 3 be given byl 
Go = ----~~~~~----(A+B) (13) 
then, 
6(s) = s ¢(a) , G0 +s (14) 
where o(s) is the Laplace Transform of 6(t) and ¢(s) is the 
Laplace Transrorm of ~(t). s is the complex frequency vari-
able. Eq. 14 gives the phase error term; however, G is a 
0 
function of E [cos 6(tU. The dependence of G0 on E [cos 6(t~ 
is such that the bandwidth is increased as 6(t) increases. 
This property has the efrect of adapting the loop gain to 
accomodate wider bandwidth of signal when the error increases. 
The cos 6(t) term in Eq. 14 is an even function of 6(t). 
Then tor small 6(t), 
E ~0 s 6 ( t >] :;:::! c 0 B E [ ' 6 ( t ) D • (15) 
Eq. 15 cannot be evaluated without more detailed know-
ledge of 6(t). However, a bound can be established by deter-
mining the mean square error of 6(t). Since a lower bound on 
the phase error term is desired and an increasing value of G0 
reduces the error, an upper bound on G0 will provide a lower 
bound on 6(t). The upper bound of G0 is established with a 
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lower bound on E ~os 6(ti] • A relationship between the mean 
square error or 6(t) and the expected value of the absolute 
error is given by: 
where 
Then, using Eq. 16 in Eq. 15, 
E [:os 6(t[J ~ cos fr. 
for f3' < j' 1T 
From Parseval's theorem, 
( 00 2 j j S< jw) j dw 
-oo 
and from Eq. 14, 
S< jw) = 
then, 









Eq. 21 describes the relationship between the mean square 
error and the power spectral density of ~(t). Eq. 21 cannot 
be evaluated directly, however, since G0 is a function of 
E Gos o(t8 • 
An alternative approach to the mean square error term 
is obtained by considering the time domain instead of the 
frequency domain. From Eq. 14, the error term 6(t) is given 
by: 









\'/here CR~1 ('A,) is the autocorrelation function of ~~ ().) and 
~'().)is assumed to be a stationary function. 
(R~ I ( l) = E [¢ I ( t + ). ) ~I ( t 8 • (24) 
Eq. 23 and 24 are easier to evaluate than Eq. 21 for 
certain types o:f signals. In particular, '\-lhen ~(t) has dis-
continuities, as in a digital wave :form, ~'(t) can be repre-
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sented by impulses making the integration derined by Eq. 23 
a simple task. 
This section contains the basic mathematical relation-. 
ships ror determining a lower bound on the phase error term. 
Once a bound is established, the gain, G0 , in Eq. 13 can be 
determined. After determining the G0 term, more detailed in-
formation about 6(t) can be evaluated. The solutions repre-
sented by Eq. 21 or Eq. 23 cannot be evaluated any further 
without additional information about the input signal. This 
evaluation for special forms of ~(t) will be performed in 
Chapter V. 
The first order FLL represents an upper bound on o(t). 
This model requires the solution of a nonlinear dlfrerential 
equation and exact solutions are possible for only a rela-
tively small class of input signals. 
The model represented by Fig. 2 can be simplified to 
that of Fig. 6 as sugEested by Viterb11 7 • For small 6(t), 
this model reduces to the linear model described by Eq. 22, 
and the solutions for the upper and lower bounds on 6(t) 
will converse to the same solution. 
Two quantities are necessary in order to characterize 
the loop performance since the sin ~ term in the loop elves 
stable points when 6(t) = 0, t 2n, ± 4n + •••• These quan-
tities are: 1) the probability density of the loop error, 
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6(t~ mod 2rr)and 2) the cycle skipping behavior. The indi-
cated parameters have been analyzed ~or special ~orms7,l7 of 
¢'(t). 





- I -s - -
I~ 
~· 
Fig. 6. First order PLL model. 
It should be noted that the G0 term in Fig. 6 involves 
E ~OS o(ti] as in the case 0~ the linear model. This term, 
describing the variation o~ £ain as a function of the error, 
will result in a transcendental equation for determining G0 
which can be solved fairly simply by successive approximation. 
The calculation of G0 and 6(t) will be demonstrated for spec-
ific signal types in Chapter v. 
A tighter bound could be obtained i~ ~(t) in Eq. 3-26 
was used to compute the output signal instead of the FLL 
model. However, the use of this equ~tion would require that 
the si£nal be represented by a series of steps, each having 
a duration that is short compared to the filter time con-
stant. This technique provides good results for deterministic 
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signals and does not represent any significant difficulty in 
computer simulation. The computer simulation o~ a random in-
put is, of course, possible but rather di~ficult and requires 
a great deal of computer time in order to find any use~ul 
statistical data. However, from an engineering viewpoint, 
measurements of the actual operating system will provide the 
same information as obtainable from the computer simulation 
and will, in this case, require less time and effort. The 
performance of the actual system is discussed in Chapter V 
along with the appropriate mathematical estimates o~ the 
system parameters when applicable. 
c. The Medium Bandwidth Signal Case 
The first and second sections of this chapter have dis-
cussed the system performance at the two extremes in band-
t"lidth; i.e., wideband input signals and narrouband signals. 
The meciium bandwidth range \¥ill be concerned with input sig-
nal bandwidths such that the response to phase modulation can 
be considered a linear operation; i.e., the phase error 6(t) 
is sufficiently small that sin 6(t) can be replaced by 6(t) 
and cos 6(t) can be replaced by one. With this considera-
tion, the divider will take on the form of a time varying 
linear system. The separation of the response into the input 
amplitude term, R(t), and the input phase term, ~(t), appears 
possible by observing the response time of the amplitude and 
phase terms o~ Fig. 3-4 and 3-5. It will be noted that the 
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amplitude response is much slower than the phase response. 
This effect is more pronounced for large division ratios. 
With the above restrictions, Eq. 3-5 and 3-7 describing 
the net~.;ork response become: 
and 
D' + aD = aR(A+B} 4 
e I = aR (A-B) a ( t) 4D • 
(25) 
(26) 
It is evident that Eq. 25 can be solved independent of 
Eq. 26. After Eq. 25 is solved, then the result can be used 
in Eq. 26 to detercine e(t) and, thereby, determine 4(t). 
From Eq. 25, 
D{t) I t -a{t-~) = e (A+B)Rd). 
-co 
• (27) 
Then, using Eq. 27 in Eq. 26, an expression for e(t) can be 
obtained. The form of e{t) is the same as that given for 
D(t) except the filter time constant is time varying. The 
time varying component is determined by the ratio R(~-B) • 
Vfhen the bandvlidth of R is much less than the amplitude fil-
ter bandwidth described by Eq. 25, R/D becomes a constant 
and the result reduces to that obtained in Section A of this 
chapter. 
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vllien the filter bandwidth must be taken into account, 
i.e., R/D is not constant, the output phase, e, is modulated 
by the R/D ratio. This modulation could be considered as an 
amplitude to phase conversion (AM to PM) factor. The effect 
is more pronounced when 6 is large. wnen 6 is zero, there 
will be no AM to PM conversion. In general, this AM to PM 
will add to the distortion of the regenerative divider; and 
for the medium bandwidth case, it will be the dominant con-
tribution to signal distortion when A + B and A - B are 
assumed to be constant. 
An exact solution to Eq. 26 is not possible for arbi-
trary ~(t). However, an approximation can be obtained for 
the magnitude of the AM to PM conversion term by considering 
the rms value of e'. By using the rms value for e' in Eq. 2, 
a simple algebraic equation is formed which gives the 
approximate mean square error for the output. Hence, 
where w0 is the rms value of 9 1 and is given by, 




and a2 is the mean square error term when the AM to PM con-
2. 
version is considered. 
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Care should be observed in using Eq. 28 to obtain ~2 
since noise signals of engineering significance are such that 
D, R and ~ are correlated. Experimental verification of 
Eq. 28 will be necessary for specific sienal types. This 
shall be presented in Chapter V. 
The medium bandwidth condition also has a characteristic 
cycle skipping phenomena as in the wideband case, but the 
mechanism for causing cycle skip is different. For the case 
under consideration, it was assumed that the bandwidth of the 
phase variations was constrained to be well within the band-
width of the divider. For certain types of random signals, 
this restriction cannot be met by simply restricting the in-
put sisnal bandwidth. A discussion of the axis crossing or 
a sinewave plus narrowband Gaussian noise can be obtained in 
references 18, 19 and 20. 
In the case of the sinewave plus narrowband Gaussian 
noise, the phase and amplitude are correlated such that fast 
variations in phase occur primarily when the envelope ampli-
tude is much less than its average value. This consideration 
sugeests that the cycle skipping can be determined by evaluat-
ing the a~plitude char£cteristic of the R(t) and D(t). In 
order to further evaluate the overall effect of the cycle 
skipping, more information cust be obtained concerning the 
relationship between R(t) and D(t). This time the effect of 
A(t) and B(t) must be considered since D(t) can approach zero. 
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In order to obtain the response to an input amplitude 
variation, Eq. 27 must be solved. The solution of the amp-
litude response can be divided into two regions. 
1. vfuen A + B is a constant. 
2. When A + B can be expressed as a power series 
expansion of D. 
'I'he solution to the :first case is obvious :from Eq. 27 
and needs no further special consideration. An approximate 
solution can be obtained for the second case by restricting 
D to the range where the power series expansion of A + B can 
be approximated by only a few terms. The curves of A + B 
given in Fig. 2-5 indicate that 600d approximations can be 
obtained by considering the first two terms of Eq. 2-25 and 
Eq. 2-26. Then the approximate form of A + B will be: 
A + B (30) 
where cn-l and cn+l are constants determined by the type of 
nonlinear element, n is the division ratio. For D > Dm, 
A + B is assumed to be constant. Eq. 30 can be used in Eq. 
25 and, after rearranging terms, 
D' • (31) 
A general solution of Eq. 31 is difficult; however, an in-
terpretation of the response of the system for a variation 
53 
in input amplitude can be obtained directly from the equation. 
Items of interest concerning the amplitude response are: 
1. the rate of chance from one amplitude level to 
another, 
2. the steady-state amplitude, 
3. the time required to reach steady-state. 
An observation of the bracketed term in Eq. 31 incicates 
that D will be an increasing function of time only when: 
• (32) 
Eq. 32 can be solved to obtain the constraints on cn-l• 
cn+l and D~ in order that an output can be obtained. D0 is 
the initial value of D. The craph of Fig. 7 gives the rela-
tionsnip between D0 and R for different types of nonlinear 
elements in the feedback network. Any combination of R and 
D0 above the curve will provide a non-zero output level. 
Another observation from Eq. 32 is that D can be either 
positive or negative. Changing the polarity of D implies a 
phase shift of rr radians in the output phase since D is de-
fined such that: 
[ j e ( t) jt'l•t/n] d ( t) = D ( t) Re e e • (2-4) 




















0 1 2 ~ 3 4 5 
Rmin 
Fig. 7. D0 vs. Rmi for various limiters: (1) ideal 
differential amplifier, ~2) modified differential a~plifier, 
(3) dead zone limiter and (4) peak clipping limiter. Upper 
graph is for n=4; lower graph n=2. 
55 
e(t). This was evident in the earlier analysis in this 
chapter and was rererred to as cycle skipping. The cycle 
skipping ror this condition will be due to ambicuity in the 
initial value or d(t). 
The steady-state value of D can be obtained rrc~ Eq. 31 
by observin£ that a~-1 > 0. Then during steady-state, 
D' = 0 and the value or D can be obtained rrom the bracketed 
term or Eq. 31. 
The solution of, 
(33) 
will give the required steady-state value or D when D < Dm• 
The relationship ror n = 2 is: 
• (34) D = . , 
The solution or Eq. 33 for higher orders of n results in a 
rather complicated equation and a eraphical presentation of 
the solution will provide rr:ore inror~ation. The graphs in 
Fig. 8 give the solution or Eq. 33 when a differential ampli-
fier is used in the feedback network. The value for D > Dm 
is also included. Eq. 34 also gives the require~ents on c, 
and c3 in order to obtain a non-zero D. When the quantity 
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0 1 2 4 5 
Fig. 8. D vs. R for various limiters: (1) ideal 
differential amplifier, (2) modified differential amplifier, 
(3) dead zone limiter and (4) peak clipping limiter. Upper 
graph is for n=4; lo'trer graph n=2. 
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The time required for D to reach its steady-state value 
is difficult to obtain even for simple forms of R. However, 
an approximation to D can be evaluated by realizing that the 
normal operating conditions are such the. t E [p] >> Dm. The 
time required for D to reach a new value can be computed by 
first obtaining the conditions necessary forD to be equal 
to Dm; then, when D = Dm set R to zero. The solution for 
D(t) in this condition can be computed from Eq. 31 by setting 
t = 0 and R = 0 when D = Dm• Then, 
-at 
D(t) = Dm e . {t ~ 0 
' R = 0 • (35) 
Eq. 35 predicts a simple exponential decay. The impor-
tant result from Eq. 35 will be the time required for D(t) 
to reach a threshold value where noise or other signals not 
necessarily related to the input signal become dominant. The 
noise can cause an ambiguity of ~rr radians in a(t) as men-
tioned earlier. The condition when D(t) is less than the 
noise threshold, Dn, is called loss of lock; i.e., the output 
phase of the divider is no longer controlled by the input 
signal phase. 
The build up to steady-state is more difficult to analyze 
and a computer solution to Eq. 31 must be obtained. The im-
portant parameters for this build up time is the initial 
va~ue of D(t) and R(t) and the time required for D(t) to reach 
the value Dm. The minimum value for D(t) will be determined 
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by the noise level as indicated in the above paragraph. R(t) 
can be assumed to be some constant value R0 , large enough to 
make the steady-state value of D' greater than Dm• This 
assumption is justified by considering the slow initial rate 
of increase in D. The graphs of Fig. 9 give the solution to 
Eq. 31 for different values of R0 • A differential amplifier 
is assumed in the feedback limiter. The initial value of 
D(t) is assumed to be 0.1 Dm• The build up time represents 
a significant amount of time for large division ratios. This 
build up time will contribute to the distortion of the net-
work. 
The problem of cycle skipping can be returned to now 
since sufficient information concerning the amplitude charac-
teristics has been obtained. The probability of not skipping 
a cycle is determined by the probability that d(t) starts out 
in the proper phase after loss of lock. In the low pass 
equivalent model, this corresponds to whether Dn is positive 
or negative at the time acquisition is attempted; i.e., R(t) 
is large enough to cause D(t) to start building up to a level 
greater than Dn• The correlation between Dn and the value of 
D(t0 ) before loss of lock occurred determine the cycle skipp-
ing probability (t0 is the time that loss of lock occurred). 
If D(t0 ) and Dn are uncorrelated, then the probability is 1/2 
that the divider will skip a cycle each time loss of lock 
occurs. 
1.0 
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Then, in general, one could write an equation f'or the 
probability of' cycle skipping in terms of' the correlation 
between D(t0 ) and Dn• Hence, 
:p B = :pLL (1 - ~(A)) • (36) 
Where P 8 is the probability of' skipping a cycle, ~Lis the 
probability of' loss of' lock; or, conversely, PLL is the prob-
ability that D(t)<Dn and <R(A.) is the time autocorrelation 
between Dn and D(t0 ). 4 is the duration of' the loss of lock. 
From Eq. 36, it is evident that P 8 can be reduced by select-
ing the filter that determines at( A). 
The basic mathematical relationships for the input/out-
put characteristics have been derived in this chapter. It 
was necessary to divide the input signal bandwidth into three 
ranges in order that approximations to the actual response 
could be obtained. The important parameters concerning the 
response of the divider are: 
1. phase error• 6(t), 
2. envelope amplitude on the output, D(t), 
3. probability of skipping cycles, :P8 • 
These parameters will be investigated further in Chap-
ter v for specific types or input signals. 
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CHAPTER V 
PERFOR}~NCE CHARACTERISTICS FOR VARIOUS SIGNALS 
In Chapters II, III, and IV, the theoretical analysis 
or the divider \'tas developed. The purpose of this chapter 
is to exploit this theory by computing the input/output re-
lationships or the divider for different types of input 
signals. The divider is basically a nonlinear system and 
does not have a simple input/output relationship as in the 
case of the linear systems. Because of this nonlinear input/ 
output relationship, it will be necessary to work out many 
examples for different input signals. Thereby, some idea of 
the device performance can be obtained for a larger class of 
signals than the set considered here. It will also be neces-
sary to present some empirical data to serve as a backup to 
the theoretical analysis and to fill in certain areas for 
which mathematical solutions were not obtained. 
A. Deterministic Signals 
The first section of this chapter will be concerned with 
signals that have known characteristics. This class of sig-
nals would be considered the noise-free type of signal dis-
cussed in the Introduction. The basic for~ of the input, 
r(t), to the divider will be: 
r(t) = ~sin (wt + ~(t)) (l.) 
where P is a constant signal level and ~(t) corresponds to 
the phase modulation. The amplitude, F, is assumed to be 
large enough to make A + B a constant for all ~. 
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1. ~(t) is a digital signal with the followine charac-
teristics: (Digital PM Signal) 
¢'(t) -
(a) 'one' level is + ~o , 
2 
(b) 'zero' level is- ~o 
-, 
2 
(c) time between transitions is mT where m 
is an integer and T is the bit time, 
(d) average number of transitions is i 
per unit time. 
Primary parameters concerning the response to digital 
signals are: 
(a) the maximum signal energy loss per bit, 
(b) the average signal energy loss per bit, 
(c) the minimum signal energy loss per bit, 
(d) the intersymbol interference. 
The analysis here will deal with the first three parameters. 
The fourth parameter will not be considered since the design 
will be such that the intersymbol interference is insignifi-
cant as compared to the first three effects. 
The maximum energy loss per bit can be obtained from 
Eq. 3-24 for small ~0 and Eq. 3-23 when ~0 > 90°. The solu-
tion to the step response with the D(t) at its steady-state 
value is justiried here since m can be chosen arbitrarily 
large. The average energy loss can also be computed rrom 
this step response when T >> ;. 
For ~0 ~ 45°, Eq. 4-21 is applicable in rinding the 
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mean square error per transition. G0 is taken at its mini-
mum value; i.e., E [cos o(t)J = 1. Then the normalized mean 
square error per bit is: 
l 'D 0' 2 = 1 e -2 Go). d). 
I 'r 
0 
[ 1- (2) 
but since T is to be chosen such that intersymbol interrer-
ence is small, Eq. 2 can be approximated by: 
-2 1 • v, ~- ' 2TG0 
(3) 
where a,2 is the mean square error per bit assuming a tran-
sition occurred at the beginning or the bit. 
For ~0 between 450 and 170°, the approximate expression 
ror the step response given by Eq. 3-24 can be used. Hence, 




where the integration is carried out to in~inity since the 
intersymbol interference is essumed to be small. 
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The graph o~ Fig. 1 £ives the results of Eq. 3 and 4 
when a hard li~iter is used in the feedback loop and n=2 and 
n~. 
The average signal energy loss per bit can be computed 
from Eq. 3 for small ~0 • However, the solution to this case 
requires the solution o~ a transcendental equation because o~ 
the E (?os 6(tL) term in the de~inition o~ G0 • A similar 
situation occurs for large ~0 in Eq. 4. The graph o~ Fig. 2 
gives the average signal energy loss per bit when an ideal 
limiter is used in the ~eedback network and n=2 and 4. 
The requirement for no intersymbol interference indi-
cates that the minimum mean square error signal loss per bit 
is zero. It should also be noted that the above analysis, 
~or the average signal energy loss, assumes that D(t) will 
have the same value before each transition of the input sig-
nal phase occurs regardless of the delay between transitions. 
This assumption will cause some error in the analysis. The 
e~fect of this error can be estimated by considering a limit-
ing situation in which a large number of bits are considered. 
Let M/2 o~ an M bit sequence occur first with two transitions 
per bit. The remaining M/2 bits will not have any transi-
tiona since there can be only M transitions. Hence, the 
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Fig. 1. Maximum mean square error per bit vs. bit rate 
ror digital phase modulation. The upper graph is ror n=2; 
lower for n=4. 1/a is the loop filter time constant. A hard 
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Fig. 2. Average mean square error per bit vs. bit rate 
ror digital phase modulation. The upper graph is for n=2; 
lower for n=4. 1/a is the loop filter time constant. A hard 
limiter is assUEed in the reedback loop. 
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from Fig. 2 with T replaced by T/2. The remainine M/2 bits 
have no error since no transitions occur. The average of the 
two errors over the entire M bit sequence is more than that 
given by the computed signal loss. Hence, Fig. 2 represents 
a lower bound on the avera5e signal loss per bit. 
2. ~'(t) is a digital signal with the following charac-
teristics: (Digital Fl-1 Signal) 
~· (t) = 
(a) 'one' level is + 6w0 /2, 
(b) 'zero' level is - 6w0 /2, 
(c) time between transitions is mT where m 
is an integer and T is the bit time, 
(d) average number of transitions is i per 
unit time. 
The same parameters ~re required here as in the case of 
the previous signal except here the output signal is a'(t) 
and the error term is 6'{t). Before considerinE the error 
terms, an observa. tion concerning .6 w0 should be made. From 
the curve of Fig. 4-1 and 4-2 for steady-state offset input 
frequency to the divider, it is observed that in order for 
the phase error term to approach 90°, 6w0 must approach in-
finity. However, \'Then 6W0 is large, D approaches zero for 
actual devices. This approach is quite abrupt indicating an 
undesirable operating condition. Therefore, 6Wo should be 
constrained to avoid this range. This constraint on 6W0 
will also constrain the maximum value of 6 to be less than 
90° • Since 6 < 90°, the linear model will provide adequate 
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in~ormation concerning the signal energy loss ror this type 
o~ digital modulation. 
Eq. 4-22 provides the simplest ~orm o~ 6(t) ~or the FM 





2 6 1 ( t) = 6 W0 e O 
(5) 
(6) 
where it is assumed that the intersymbol inter~erence is 
small and the transition from the 11 0 11 state to the 11 1 11 state 
occurs at t = 0. 
The response time will be the fastest; i.e., G0 the 
largest when D has stabilized to the steady-state value given 
by Eq. 4-6b. Hence, the signal loss per transition will be 
minimum ~or the condition when m is large. The maximum sig-
nal energy loss per bit will occur when m = 1 ~or both the 
positive and negative transition since the smallest value of 
G0 will be obtained ~or this condition. The expected value 
o~ the magnitude of 6(t) can be computed ~rom Eq. 7 for a bit 
length of' T. 
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-G T i e 0 s nee ~ 0 ~or small intersymbol interference. Eq. 7 
represents the expected value of error magnitude per transi-
tion per bit. However, the maximum signal energy loss occurs 
when two transitions occur per bit. Hence, the result of 
Eq. 7 should be doubled for this condition. Using Eq. 4-13, 
4-15 and Eq. 7, G0 can be obtained as a solution to a trans-
cendental equation. After obtaining G0 by the above proce-
dures, 6 1 (t) is computed from Eq. 6 and then the signal energy 
loss can be computed sincea 
(8) 
when the intersymbol interference is small. 
The graph of Fig. 3 gives the maximum signal energy loss 
vs. bit rate for various values of ~ w0 • Fig. 4 gives the 
average signal energy loss based on the assumption that one 
transition per bit occurs. The curve for average signal 
energy loss represents an upper bound on the actual signal 
loss for a random digital sequence. This can be proved by 





















Fig. 3. gaximum mean square error per bit vs. bit rate 
for digital frequency modulation. 1/a is the loop filter 













Fig 4. Average mean square error per bit vs. bit rate 
for di£ital frequency modulation. 1/a is the loop filter 
time constant. A hard limiter is assumed in the feedback 
loop with n=2. 
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3. Digital FM with the digital signal filtered by a 
single-pole low-pass filter. Fig. 5 gives a block diagram of 







¢' ( t) 
Fig. 5. Development of filtered digital signal. 
is to have the same form as that of the digital PM case. 
The purpose of pre-filtering the modulation is to re-
duce the rise time of the signal, ¢'(t), from that obtained 
from the digital circuits. This procedure enables one to 
use the divider when ¢'(t) is such that the peak-to-peak 
phase deviation at the input to the divider is 180°. The 
filter constant, b, will determine the rise time of ¢'(t) and 
should be chosen such that intersymbol interference of the 
filtered digital wave form will not be excessive. The di-
vider filter bandwidth should also be chosen such that the 
intersymbol interference will not be increased significantly. 
The maximum ener£y loss per bit can be obtained from 
Eq. 4-22 and Eq. 4-23 with the assumption that G0 is at its 
minimum value and ¢'0 is small. Then from Eq. 4-22, the nor-
malized error is: 
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bf t 6(t) -G0 .A e-b (t-A) = e dA 
0 
(e -bt -G0 t) = b -e (9) G -b 0 
where it is assumed that a transition in the digital input 
occurred at t = 0. In order to constrain the intersymbol 
interrerence, the bit time, T, must be chosen such that 
6(t) given by Eq. 9 is much less than one at t = T. 
The choice of 6(T) is somewhat subjective at this point 
since other parameters must be considered beyond the scope 
or this study. Two values of b will be chosen in order to 
demonstrate the effect of b and T on the performance of the 
divider: 
(1) b _4 and T ? 2_ (10) 
-T Go , 
(2) b = 2 and T ~ L (11) T Go • 
For condition (1), the error at the end of the bit time will 
be: 
6(T) ~ .05 (12) 
and for condition (2), 
6(T) ~ .17 • (13) 
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The valid range of ~0 for which Eq. 9 can be used is 
obtained by considering the maximum value of 6(t). From Eq. 
9, the maximum value of o(t) occurs at: 
and has a value of, 
For condition (1): 
For condition (2): 














Then for both of these conditons, the linear model will pro-
vide satisfactory results in computing the performance of the 
divider for ¢0 ~ 180°. 
The maximum signal energy loss per bit is when G0 is at 
its minimum value. This is when a transition occurs after a 
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long period or no transitions. Then from Eq. 9: 
1 T( -bt -G0 t)2-e - e dt 
0 
(18) 










Eq. 20 is a general relationship for the error per transition 
so long as the approximations of Eq. 19 are valid. Hence, 
the average signal loss per bit can also be computed from 
Eq. 20 when G0 is determined from Eq. 4-13. When the digital 
filter time-constant is chosen as indicated in conditions (1) 
and (2), Eq. 20 becomes: 
:L 1 b - 2 ~ • ~ TG0 (2+G0 T) ' - T. (20a) 
and 




















-3dB ~~----~------~------~----~------~------~-----2a ~ 4a Sa 16a .sa a 
Bit Rate 
Fig. 6(top graph). Average mean square error per bit vs. 
bit rate for filtered digital modulation. Filter time con-
stant is four times the bit rate. 1/a is the loop filter time 
constant. A hard limiter is assumed in the feedback loop; n=2. 
The maximum mean square error is twice the above error. 
Fi£. ?(bottom graph). Same conditions as Fig. 6 except 
digital filter time constant is twice the bit rate. 
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The graphs of Fis. 6 and Fis. 7 give the results of Eq. 
20 and Eq. 21 for various values of ~0 • The curve for 
~0 = 10° corresponds to the maximum signal enerey loss per 
bit for all values of ~0 since the value of G0 is at its 
minimum for both conditions. 
4. ~(t) is a band limited signal with Gaussian ampli-
tude distribution. This signal can be considered as being 
obtained from the network indicated in Fig. 8. This signal 
is not deterministic; however, it is included in this section 
since it provides a good approximation to voice type signals. 
WHITE NOISE 
WITH NOISE 





Fig. 8. Generation of a band limited sicnal with 
Gaussian amplitude distribution. 
Parameters of interest for the performance of the di-
vider when subjected to signals of this type are: 
(a) signal energy loss, 
(b) probability density function of ~{t), 
(c) the probability of cycle skipping. 
For the condition where the error term is small, the 
linear filter approximation can be used. For this condition, 
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Eq. 4-21 is valid and the mean square error is: 
f 00wL G0 Z +w.L 
-oo 
• (22) 
For the region over which Eq. 22 is valid 6(t) will have a 
density function which is approximately Gaussian in the range 
-n < 6 < n. When a,. exceeds some threshold value a solution to 
the nonlinear model must be obtained. This threshold cond1-
tion can be obtained experimentally. 
Upper and lower bounds for the mean square error were 
discussed Chapter IV and it was shown that the linear model 
represented the lower bound. Hence, Eq. 22 can be used as 
the lower bound. The upper bound on the mean square error 
was obtained from the first order l?LL model. 
The exact solution7,l? for the first order PLL requires 
that the type of input signal, r(t) in Eq. 2-3 be of the form, 
r(t) =V2l?_' sin (wt + a:(t)) + n(t) (23) 
where a:(t) is a narrow-band signal with a bandwidth of much 
less than the bandwidth of the l?LL and n(t) is white noise 
with noise power density~· P is the signal power. 
The probability density function p(~) is: 
p (6) ; -TT ~ 6 ~ n 
where 1 0 (•) is a modified Bessel function and, 
. 
' 
~ is the noise bandwidth of the PLL. 
The normalized frequency of cycle skipping is 
Ps = 4Ai exp-A 
TT ' 







The lower bound on the cycle skipping rate can be ob-
tained from the linear model by determining the probability 
that 6(t) exceeds Zn. This is given by: 
(28) 
since the linear model predicts a Gaussian distribution. 
An approximation to A can be obtained for a class of 
signals that have characteristics similar to those defined by 
Eq. 23 and the paragraph following this equation. This ap-
proximation is formed by assuming that A is given by: 
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• (29) 
~lliere ;0 is the rms value or ~(t) and is given by: 
, (30) 
where ~(w) is the power spectral density of ~(t). The rorma-
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LINEAR MODEL 
OF DIVIDER 
Fig. 9. Formation of A. 
OUTPUT IS 6(t) 
-
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~nen the filter in Fig. 8 is a single-pole low-pass 
network with time constant 1/b, the mean square error can be 




Then, for this case, A is obtained from Eq. 29 and is: 
A= • (32) 
But, from Eq. 30, 
N0 b = 4jJ2 • (33) 
Then 
A 
b + G0 (34) 
= • 
.1'2b 
Eq. 34 can be used in Eq. 24, 25 and 27 to obtain the 
desired statistical information for the PLL equivalent model 
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of the divider. 
In order to demonstrate the effect of b, G0 and ;? on 
the performance of the divider, the graphs of Fig. 10, 11, 
12, 13 and 14 are presented. Since the PLL represents the 
upper bound on a: and the linear model represents the lower 
bound, it is necessary to include both of these curves for 
the data in the indicated figures. Measured data points for 
a divider connected as a divide by two are presented in Fig. 
13 and 14. Similar performance would be expected for higher 
division ratios. However, the FLL model should provide a 
better representation of the divider for this condition 
since the ratio of the divider bandwidth to loop filter band-
width will be greater. 
B. Nondeterministic Signals 
1. Carrier plus narrow-band noise. 
This signal type corresponds to the signal discussed 
in Section A-2 and defined by Eq. 23 and the paragraph follow-
ing this equation when the bandwidth of the noise is much 
greater than the loop bandwidth. Fig. 15 gives the method 
for generation of the r(t) under consideration in this part. 
The discussion in Chapter IV, Section B, provides the neces-
sary information to obtain the required statistical informa-
tion for the wide-band noise case. 





4 2 1 !_ 1 
a a a 2a 4a 
Pre-filter Time Constant ~ 
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Fig. 10. Mean square error for Gaussian modulation vs. 
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Fig. 11. Mean square error for Gaussian modulation vs. 
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Fig. 12. Mean square error for Gaussian modulation vs. 
pre-filter time constant. n=2, ~ =1350. 
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Fie. 13. Cycle skipping rate for Gaussian modulation vs. 
pre-filter time constant for n=2. e corresponds to measured 
data points. 
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Fig. 14. Mean square error vs. modulation index for 
different pre-filter time constants. n=2. a corresponds to 












vllien the bandwidth or H(jw) is reduced to a range near 
the divider rilter bandwidth, the envelope amplitude varia-
tion must be considered. This case is treated in Chapter IV, 
Section c. 
Parameters or interest concerning the output of the 
divider are: 
(a) mean square error, 
(b) cycle skipping characteristics, 
(c) probability density function of 6(t). 
The above parameters are computed usin£ the results of 
Chapter IV and Eq. 24, 25 and 27 from the PLL model for the 
wide-band noise case. 
When the envelope amplitude variation must be considered, 
two techniques are possible for obtaining the desired results. 
The first of these techniques determines the cycle skipping 
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characteristics based on the amplitude variation o~ the out-
put envelope, D(t), &s discussed in Chapter IV. This method 
provides good results when the bandwidth o~ H(Jw) is much 
less than the bandwidth o~ the divider loop ~ilter since this 
condition implies that D(t) and R(t) have nearly the same 
amplitude variations. For this condition, the probability 
density ~unction o~ a sine wave plus narrow-band Gaussian 
noise is required in order to evaluate Eq. 4-36. Hence,20,21 
M ( 2RA) ( R2A) p(r) =../2P Io p exp -A- 2P • (35) 
where A is the signal-to-noise ratio as de~ined in Eq. 25; 
except, in this case, the noise bandwidth o~ the ~ilter given 
in Fig. 15 must be considered. P is the signal power and R is 
the envelope amplitude o~ r(t). 
In order to obtain the cycle skipping rate ~rom Eq. 35, 
a threshold ~or D(t) must be established. The exact value or 
this threshold point is not of extreme importance when A>> 1 
since the slope of the function de~ined in Eq. 35 is not very 
great ~or small R; i.e., A is the dominating parameter. 
\'J"hen the bandwidth of H ( jw) is of the same order of mag-
nitude as the loop ~ilter bandwidth, the correlation between 
R(t) and D(t) must be considered. Then from Eq. 4-36 and the 
above consideration, the probability of cycle skipping is: 






where (RDR is the correlation between R(t) and D(t) and fin is 
the value of R(t) that would make D(t) = Dn if R(t) remained 
at ~ :for a long period o:f time. Then from Eq. 35, 36, 37 
and 38 and the assumption that rR00, (A) = 1/2,. 
I Rn P 8 = t lR,,. 
0 
p (R ) dR (39) 
where p(R) is defined in Eq. 35. 
For most conditions, the threshold, Rn, will be such 
that 
(40) 
and A> 1. With this assumption, Eq. 35 can be simplified 
and used in Eq. 39 to obtain: 
-A 
n -.. ~ .fO RnA e 
•a ~ 1a '-"'oo ".~ v 2P 
~nen the bandwidth of the signal pre-filter, H(jw), 
(41) 
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is approximately the same or greater than the divider band-
width, Eq. 41 will not provide accurate results. This is 
because fast variations in ~(t) must be considered and the 
divider will not be able to follow all of these fast varia-
tions in phase, thus resulting in cycle skipping due to phase 
variations. 
For wide bandwidths of H(jw) such that Eq. 41 is no 
longer valid, the cycle skipping characteristics of the PLL 
are applicable as an upper bound. 
The curve of Fig. 16 is a graph of the cycle skipping 
rate vs. ratio of pre-filter bandwidth to divider bandwidth 
for different input-noise power densities. This graph demon-
strates the relationship between equations for determining 
the cycle skippinG behavior. 
The probability density function for 6(t) and the mean 
square error for the wide-band case is readily obtained from 
the PLL model and the linear model and is given by Eq. 22, 
24 and 26. For the medium bandwidth case, the ~~ to PM con-
version factor must be considered. This is given by Eq. 4-28. 
The term involving the ratio D/R is obtained from Eq. 
4-27 and results in 
D_ 
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Fig. 16. Cycle skipping rate vs. pre-filter time con-
stant for n=2. A single-pole pre-filter is used. a is the 
time constant of the loop filter. ~ is the signal power and 
No is the input noise power density. 0 corresponds to measur-
ed data points. The two curves on the left of the graph are 
obtained from Eq. 41 with Rn = 0.1 V2F. 
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where A-B is assumed to be constant. 
Since the input to the pre-filter is a sine wave plus 
white noise, an approximation to the power ratio required for 
evaluation of Eq. 4-28 can be obtained by considering the 
difference in noise power between R and D. This assumption 
requires that the signal-to-noise ratio of r(t) is large. 
Then, 
(43) 
where ~1 is the noise bandwidth of the filter H1(jw) and ~2 
is the noise bandwidth of the composite filter defined by 
Hl(jw) and the divider loop filter. This approximation is 
obtained by obtaining a series expansion for ~f~~ and taking 
only the first two terms of the expansion. 
Then using Eq. 43 in Eq. 4-28, one can obtain the 
approximate mean square error for the medium bandwidth case. 
The curves of Fig. 17 give the Eeasured and computed mean 
square error for the divider with the ratio of pre-filter 
noise bandwidth to divider noise bandwidth as the independent 
variable. 
An exact mathematical representation for the probability 
density function, p(6), for the medium bandwidth case is not 
possible since the assumption made in the analysis was that 
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Fig. 17. Mean square error vs. pre-filter time constant. The 
pre-filter is a single-pole network and n=2. ----corresponds to 
additional error due to AM to PM conversion. e corresponds to 
measured data points. \0 
....., 
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the error term would be introduced. If this were true, p(6) 
would have a Gaussian distribution for -rr<~<rr. The graph of 
Fig. 18 gives the measured p(6) for various signal-to-noise 
ratios. 
c. Uodulated Signals 
In this section, signals which have been modulated by 
various types of functions will be considered. The input is 
assumed to contain additional noise. In particular, the sig-
nals with modulation characteristics of the type considered 
in the section for deterministic signals shall be considered. 
In order to obtain a figure of merit for the divider, some 
basic considerations concerning the purpose of the divider 
are in order. The primary purpose is to reduce the modulation 
index of a signal by some integer value without seriously 
affecting the information content of the signal. 
Consider the block diagram of Fig. 19 which represents 
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Fig. 18. p(o) for various signal-to-noise ratios. The 
pre-filter is a single-pole filter with a time constant o~ 
l/40a and n=2. 
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In this figure, s(t) represents the information bearing 
signal and f(t) the desired information obtained from s(t) 
by an optimum linear processor. The divider is assumed to be 
the only nonlinear operation performed in the system. 
The degree or nonlinearity in the divider will determine 
the degradation due to the use of the divider. The divider 
contains a linear filtering network as well as the nonlinear 
function. It is well known from linear filter theory that 
the error introduced in d(t) by this linear filtering opera-
tion can be eliminated by a linear inverse operation. Then 
the error term desired for this section will be called the 
unrecoverable error of ~(t), where the unrecoverability or 
the error is based on the use or only linear operations on 
the signal after going through the divider. The results ob-
tained in Appendix B give an estimate of the distortion in-
troduced by the divider. 
Computation of a can be performed by assuming that u 
consists of two parts and that the total error is the sum or 
these parts& 
1. 01 is the error obtained from the operation or 
the divider on the noise-free modulated signal. 
2. u2 is the error term equivalent to No~ where , 2 





The signal-to-noise power ratio, A, required for computation 
or the output signal statistics is obtained in the same manner 
as outlined in Section A. The noise contained within the 
bandwidth of the divider is not included in the signal power 
computation. Experimental verification of the above consid-
erations is demonstrated in Fig. 20 for Gaussian modulation. 
An additional consideration is necessary for most systems 
that is not accounted for in the above discussion. This is 
the cycle skipping characteristic. An example of the effect 
of this cycle skipping is demonstrated in the following analy-
sis for PCM signals. Fig. 21 gives a block diagram of the 
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Fig. 21. PCM detection scheme. 
~ DIFF. --DECODER 
The signal is assumed to be a cifferentially coded 
message. The decoding process is such that most of the bit 
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Fig. 20. Nonlinear distortion vs. looy filter time 
constant for Gaussian phase modulation. 1/b is the time 
constant of the single-pole modulation pre-filter, ;a =45° 
and n=2. The divider pre-filter time constant is much less 
than the loop filter ti~e constant. 0 corresponds to 
measured data points. 
96 
97 
rate that would be obtained ror the system ir no cycle skipp-
ing occurred and s1 be the cycle skipping rate. Each time a 
cycle skip occurs the probability is very high that two bit 
errors will be observed since a cycle skip corresponds to re-
versing the polarity of the signal; i.e., calling a '1' a •o• 
and a 1 0 1 a '1'. The net error rate will be: 
(45) 
where NT is the net error rate and R~is a correlation factor 
which indicates the correlation between N1 and s1 • R~ is a 
number between zero and one. For ~ost situations, R~s will be 
such that NT will be equal to or slightly greater than 2s1 • 
This is due to the fact that the mechanism ror causine cycle 
skipping and bit errors without cycle skipping are similar. 
Experimental determination of R~is necessary and is presented 
in the graphs of Fig. 22 for various signal types. The total 
degradation of the signal is given in Fig. 23 which was ob-
tained by measuring the total bit error rate and comparing 
this with the theoretical matched filter performance. 
The curves in Fig. 24, 25, 26 and 27 give the measured 
probability density function, p(6), for various input signal-
to-noise ratios and signal types. These figures illustrate 
why the cycle skipping rate is high when little band limiting 
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Fig. 22. ~NS vs. bit rate for digital phase modulation. 
The time constant of the modulation pre-filter is one-eighth 
of the bit period. The divider is connected for n=2. ~0 is 
the peak-to-peak oodulation index. 
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Fig. 23. Signal degradation vs. bit rate for digital 
phase modulation. The degradation is based on measurements 
obtained on the bit error rate of the output signal from the 
divider with n=2. A modulation pre-filter time constant of 
4/T is used, where T is the bit period. P is the total sig-
nal power and· a is the loop filter time constant. The top 
graph is for a 63 bit pseudo random code with peak-to-peak 
modulation of 120°; the bottom graph is for a peak-to-peak 
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1800 
Fig. 24. p(o) vs. 6 for digital PM. A 
single-pole pre-filter is used on the digital 
signal with a time constant of 1/b. The 
divider is connected for n=2 and the bit rate 
is a/2. The modulation index, ~0,is l8oo. 
2P/N0 a=7.8. 
0 ~ 900 
6 
Fig. 25. p(o) vs. 6 for differ-
ent pre-filter time constants. Con-
ditions are the same as Fig. 24 except 








o ~ goo 
6 
Fig. 26. p(o) vs. 6 for different 
pre-filter time constants. Conditions 
are the same as Fig. 24 except the bit 




0 ~ 900 
6 
Fig. 27. p(6) vs. 6 for different 
pre-filter time constants. Conditions ~ 
are the same as Fig. 24 except ~0 is 900 ~ 
and the bit rate is a/4. 
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D. AM Signals 
Consider the diagram of Fig. 28, which is a vector dia-
gram of the signal given by: 
r(t) = F(t) sin wt + n(t) (46) 
where r(t) is the received amplitude modulated signal with 
amplitude ~odulation F(t) and n(t) is narrow-band Gaussian 
noise with noise power N2. R is the received vector and~ 
is the phase angle. 
R 
F 
Fig. 28. Vector representation of an AM signal. 
The length or the vector R(t) determines the amplitude 
of the signal after r(t) is applied to an envelope detector. 
The variation or the length of R(t) due to noise determines 
the quality of the detected signal. n(t) can be divided into 
an in-phase and quadrature component. Thus, 
n(t) = n 8 (t) sin wt + nc(t) cos wt (47) 
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where ns and nc are zero mean Gaussian random variables with 
equal variances. Also, 
Then it is evident that: 
and 
R(t) = F~ 
cos ~ 
-1 




Let the signal r(t) be applied to a divider designed 
such that the amplitude response is linear (an ideal limiter 
is used in the feedback) and the bandwidth is sufficient to 
pass the amplitude and phase components with virtually no 
attenuation. Then for this easel 




where K is a gain constant which is assumed to be time in-
variant and D(t) is the divider output envelope amplitude. 
The denominator of Eq. 51 can be ffiade approximately equal to 
one by choosing n, the division ratio, large. Also, ~ must 
be greater than one. 
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Then, with the above assumption, Eq. 51 becomes: 
D(t) ~ K (F + n 8 ) 
' 
(52) 
which is exactly the output one would expect to obtain from 
a coherent amplitude detector. This type of detector has a 
3dB improvement in the output signal to noise ratio over that 
of the envelope detector. 
Eq. 
The improvement in signal-to-noise ratio described by 
52 is possible only when~ >1. ForE~ 1, the roles or N N 
the noise vector, N, and the signal vector, F, are reversed 
and the signal vector is reduced by 3dB. Fig. 29 is a graph 
of the possible improvement obtainable when a divider is used 
in the signal processing of AM signals. This graph of input 
vs. output signal-to-noise ratio represents an asymptotic 
response characteristic based on the above argument. The 
analysis of the exact performance of the divider for AM sig-
nals is beyond the scope of this report. 
It should be noted that the design of the divider and 
envelope detector is much simpler than the coherent amplitude 
detector. 
The purpose of this chapter has been to work a series of 
examples and present measured data for the divider with a 
single-pole filter. No attempt has been made to design an 
optimum system for minimizing parameters such as the mean 
square error, E ~~ , or the probability of skipping cycles, 
Pas• The curves of the performance of the divider for 
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various signals should provide the designer with sufficient 
information to enable him to select the appropriate filter 
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Fig. 29. Input signal-to-noise ratio (Fi/Ni) vs. out-




HIGHER ORDER FILTERS AND GAIN CONTROL CONSIDERATIONS 
A. Higher Order Filters 
The previous two chapters have provided a detailed 
analysis of the aivider when a single-pole filter was used in 
the feedback loop. This filter led to a circuit model simi-
lar to the first order PLL, with a loop gain proportional to 
the ratio of input envelope amplitude to output envelope amp-
litude. The next obvious question is what form of model can 
be used when higher order filters are considered in the net-
work. These higher order filters will result in a mathema-
tical model represented by a nonlinear differential equation 
of order greater than one. Two different filter types will 
be considered to demonstrate the higher order filter equa-
tiona. 
Case 1. The filter in Eq. 3-1 is: 
(1) 
Then, with this filter, the equation correspondinG to Eq. 3-3 
becon;.es: 
aD + bD' + D" - (e' )2 + j [be'D + D'e' + e'~ = 
(2) , 
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then equate the real a d i i n mag nary parts yielding' 
aD + bD' + D" - (a' ) 2 = ~2R(A+B) cos 4 (3) 
and 
ba'D + D'a' + a" (4) 
Eq. 4 can be modeled into the FLL equivalent circuit 
illustrated in Fig. 1 if one assumes that D is constant. 
ti + 






s ....... bD+s -
Fig. 1. PLL equivalent model for H1 (s). 
An exact transient analysis of the system in Fig. 1 is 
not possible for random signals even when R and D are con-
stant.l7,18 However, the similarity of the divider and the 
PLL permits one to draw upon the large body of information 
available concerning the latter system and, thereby, make 
approximations concerning the performances of the divider. 
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An additional consideration that must be realized is 
that the system of Fig. 1 has potential instabilities since 
it is now a second order system. Care must be exercised in 
avoiding these unstable points as one would in the design of 
a PLL. The system or Fig. 1 is based upon the assumption 
that D is constant. Therefore, only an estimate of the 
stability regions can be obtained from this model since D and 
e are related as indicated in Eq. 3. 
Case 2. The filter in Eq. 3-1 isl 
H ( ) a~s+a.) 
2 s = s +bs+a2 
(5) 
Then following the same procedure as for Case 1, the set of 
simultaneous equations becomes: 
aD+ bd 1 + D"- (e')2 = a2R,JA+B) cos 6 _ a.R(A+B) ( 6' )sin 4 4 (6) 
and 
a sin 6 + 6 1 cos 6 • (7) 
A model for Eq. 7 can be constructed which corresponds to 
another well kno\.;n PLL circuit if 6 is assumed to be small 
and D constant. This is given in Fig. 2. 
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~ + 2 6- aR(A-B) ~ -- a~ - ~ D , bD+s 
~~ .... 
ne 
! ~ n ~ 
s -- ' 
Fig. 2. FLL equivalent model for H2 (s). 
The same co~ments concerning Case 1 are applicable for 
this case. The addition of the zero in the loop filter of 
Fig. 2 can be selected to improve the stability and tran-
sient response of the divider in a manner similar to that of 
the actual PLL. 
B. Loop Gain Control 
Another point not previously discussed in detail is the 
effect of the parameters A and B on the divider performance. 
Most of the data obtained in Chapter V was obtained from the 
ideal limiter characteristics or from t~e differential ampli-
fier. Since i:~ appears as a gain constant in the loop, it 
is evident that a control of A and B will provide a ~easure 
of loop gain control. 
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The control of these constants is a relatively simple 
procedure. This control can be achieved by either a judi-
cious choice of the nonlinear function or by the use of a 
filter between the nonlinear network and the rr.ultiplier as 




of A or B 
d(t) 
LIMITER 
Fig. 3. Arrangement for controlling the loop gain. 
The design of the filter, g(t), is fairly simple since 
the frequency separation between the signal with envelope 
amplitude A and envelope a~plitude B is quite large. Also, 
the bandwidth of the g(t) filter can be made considerably 
larger than h(t); thus enabling one to consider the g(t) and 
h(t) operations independently for many applications. The 
importance of loop gain control for the FLL is well known 
and will not be considered in detail here. 
An interesting limiting condition is possible for the 
gain terms. If one solves Eq. 4-4 and Eq. 4-5 the following 
will be obtained: 
9 ' = -~aR:r:( A:.:.--:B!::!.L.) ....!s~:i:!:.!n~6~­
D' 
- a + R(A+B) cos 6 • 
But ir (A+B)R is chosen such that D'/a is much less than 




From Eq. 9, it is evident that for the range of 6 where the 
approximation is valid, the loop gain increases as 6 increas-
es, thus, providing a stronger restoring force to make 8 
approach zero. This is opposite to the effect encountered 
in the PLL (sin 6 appeared as the nonlinear term instead ot 
tan &). One would expect that a design with a transfer func-
tion similar to Eq. 9 would be superior to that of the PLL23 
for reducing the mean square error term and the cycle skipp-
ing characteristics for the signal types considered in 
Chapter V. The detailed analysis and design of a divider 
with a transfer function similar to Eq. 9 is beyond the scope 
of this report. 
The curves or Fig. 4 and 5 give the step response ob-
tained from the divider when A and B are controlled for con-
ditions other than the hard limiter. A co~parison of these 
curves with those obtained in Chapter III clearly indicate 
the effect of t:~ on the transient response of the divider. 
Filmed as received 




















Fig. 5. !~R = 2.0; n=2. Step response of the divider •. 
Top graph is the normalized phase response. Bottom graph ia 




SUl•~lvlARY AND CONCLUSIONS 
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The regenerative frequency divider can be constructed 
with a single integrated circuit connected to a sin[le-pole 
inductor-capacitor bandpass network tuned to the desired 
output frequency. This technique can be used for frequen-
cies up to S-band. 
The analysis of the regenerative frequency divider pre-
sented in this report is based on the phase-locked loop 
model. When a single-pole filter is used in the feedback 
loop, the divider model can be represented by a first order 
PLL with the loop gain proportional to the ratio of the in-
put and output envelope amplitudeQ. 
The nonlinear device used in the feedback can be selected 
to control the bandwidth of the divider. For wide bandwidth 
input signals, the equivalent loop gain of the PLL model is 
given by Eq. 3-13 and is repeated here for reference. 
= (A-B) an 
Go (A+B) E [cos 6(t] 
3-13 
The terms A and B correspond to the envelope amplitude of a 
signal appearing at (n-~)w and (n+~)w respectively. The 
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selection of the nonlinear element and/or filtering after 
the nonlinear operation will provide loop gain control. The 
divider bandwidth is n2 times greater than the loop filter 
bandwidth for the condition where a hard limiter is used as 
the nonlinear element. 
The PLL model of the divider with constant loop gain as 
given by Eq. 3-13 provides an upper bound on the mean square 
error and cycle skipping performance of the divider. The 
linear model of the PLL provides the lower bound for the 
divider. These upper and lower bounds are very close to each 
other for most signals that will be processed by the divider. 
Phase modulated signals corrupted by random noise in-
creases the cycle skipping rate over that of an unmodulated 
signal. "nen the rate of change from one phase state to the 
other state is such that the peak error approaches 180°, the 
cycle skipping rate is increased significantly. Pre-filtering 
of the digital modulating signal reduces the cycle skipping 
rate. Because of the cycle skipping cheracteristics, the 
divider has more potential applications for processing noisy 
FM signals than for :PM type signals. 
The analysis of the divider for higher order loop filters 
follows a procedure similar to that of the single-pole filter. 
The model of the divider for the higher-order filters results 
in a higher-order :PLL. 
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B. Conclusions 
The characteristics of a regenerative frequency divider 
have been developed in this report. Sufficient data, both 
theoretical and empirical, has been presented in order to 
enable one to evaluate the performance of the divider for his 
particular signal processing scheme. This evaluation should 
provide the necessary information to determine whether the 
divider will perform as well as the more conventional approach 
to the signal processing scheme. 
For applications such as the construction of FM demodu-
lators, the divider will provide equivalent performance to 
that of the PLL technique for reducing the modulation index. 
However, the divider is significantly easier to construct 
than the PLL. Many other signal p~ocessing schemes can be 
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IMPLD{ENTATION OF REGENERATIVE FREQUENCY DIVIDER 
In Chapter II, Fig. 1., the basic functional block dia-
gram of the regenerative divider was presented. In this 
appendix the circuit diagram of the actual network used to 
construct the divider is presented. 
The implementation of the divider is illustrated in 
Fig. l and Fig. 2. The circuit represented by the functional 
block is illustrated by the schematic2 of Fig. 3. Fig. 1 
represents the basic network and is all that is required for 
most applications. The circuit of Fig. 2 is designed to have 
considerably more flexibility than the first circuit and rep-
resents the network used to obtain most of the performance 
measurements made concerning the divider. The active filter 
is a single-pole network and was chosen in order that band-
width changes could be obtained with a minimum effort. 
An input frequency of 1.6 MHz was chosen in order that 
instruoentation could be accomplished easier. The small sig-
nal voltage gain of the multiplier network is approximately 
20 dB and that of the differential amplifier limiter is 
approximately 15 dB. 
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Fig. 2. Regenerative divider with active filter. 
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Fig. 3. Circuit 


















The purpose of this section is to discuss the effect of 
the nonlinear distortion introduced by the divider on the 
signal information. The operation under consideration is 
illustrated by the block diagram of Fig. 1. 
--....<;.~......)..( t..;;..,)~:------.;:1;:::..t DIVIDER /t---91-( t-)--.:::1==-"' 
Fig. 1. Model for determining distortion in divider. 
The filter, H2 (s), is to be chosen such that ne2 (t) is 
equal to ¢(t) when the nonlinear distortion introduced by 
the divider is insignificant. 9l(t) is the output phase 
term of the divider. The cycle skipping characteristics are 
not considered here. 
H2 (s) can be obtained from Eq. 4-14 and is: 
{1) 




but rrom Eq. 3-5, 4-ll and 4-13, 
(3) 
where the assumptions arrived at concerning Eq. 4-11 and 4-13 
are considered valid in this case also. Since 6 = ¢-ne1 , 
Eq. 3 can be rearranged to obtain: 
~-ne2 = 6 - sin 6 • (4) 
Then, 
(5) 
and using the series approximation ror the sin 6 term and re-
taining only the rirst three terms, 
E Q¢-ne2 )~~ l E [6~ 2 E c~~ (3!)(3!) - (3!)(5!1 
+ 1 E Gl~ (6) <s!)(s!) • 
Ir one assumes that 6 can be approximated by a Gaussian 
distribution runction with zero mean, Eq. 6 becomes: 
(7) 
where g2 = E [~~ • 
Eq. 7 will be helpru1 in estimating the effect of the 
divider on the output signal to noise ratio of a signal which 
is applied to the divider. For the small error Gaussian noise 




TEST SIGNAL GENERATOR AND KATCHED FILTER 
In order to obtain many of the performance characteris-
tics concerning the divider, it was necessary to construct 
an elaborate sienal generator and detecting scheme. A very 
brief description of the equipment built on this project is 
discussed in this section. A more aetailed description can 
be found in reference 24. 
The signal generator functional block diagram is illus-
trated in Fig. 1. Fig. 2 shows a photograph of the completed 
unit. 
The basic specifications of the generator are as follows: 
Output Signal 
Fower level ••••••••• adjustable from -3dBm 
to -23dBm. 
Output impedance •••••••••••••••• so ohms. 
Output frequency •.•• adjustable from 1.4~lliz 
to 1. 8 .ZViliz. 
The above signal is a sine wave. An additional 
modulated output signal is supplied which is at 
the DTL logic level. 
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Modulation Modes 
Internal: 63 bit FN code or square wave with 
a clock at a ~requency o~ 1/8, 1/16, 
1/32, 1/64 or 1/128 o~ the output 
signal ~requency. An external 
clock can be used with bit rates up 
to 200 KHz. 
External: Either analog or digital signals 
with bandwidths ~rom DC to 200 KHz. 
The 10% to 90% rise time o~ the modulated signal is 
adjustable in ~ive steps covering the range or 2.5 
microseconds to 50 microseconds. 
The modulation linearity is better than 1% ~or a 
peak-to-peak deviation o~ 18oo. 
The maximum deviation is 700° with an adjustable 
modualtion index control with a linearity o~ ad-
justment o~ ~.5%. 
Additional ~eatures are: 
1. Unmodulated re~erence signal with an ad-
justment range o~ ~90° and a linearity o~ adjust-
ment or .s%. 
2. Clock output with delay adjustment range 
o~ 10 microseconds. 



























































Fig. 1. Functional block diagram of the linear phase 
modulator. JLr refers to DTL logic level; ~refers to 
sine wave or linear signal. 
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J'ig. 2. Photograph o£ the linear phase modul.a.tor. 
4. Error detector ror received digital 
signals. 
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5. Connection to provide ror internal summa-
tion or an interrerence signal or noise with the 
modulated output signal. 
The matched filter is illustrated in the block diagram 
of Fig. 3. The function of this system is to detect di 0ital 
phase modulated signals. The unit illustrated by the block 
diagram provides a matched filter with performance character-
istics approaching the theoretical limit. Over the range of 
104 to 105 bits per second a measured performance of within 
0.2dB_ of the theoretical characteristics were obtained ror 
Gaussian noise. A more detailed description of this unit can 
be found in reference 25. 
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Fig. 3. Functional block diagram of the matched filter. 
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vfuile at Motorola he was primarily concerned with high 
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